Compartir
System Level Design from Hw/SW to Memory for Embedded Systems: 5th Ifip Tc 10 International Embedded Systems Symposium, Iess 2015, Foz Do Iguaçu, Braz (en Inglés)
Götz, Marcelo ; Schirner, Gunar ; Wehrmeister, Marco Aurélio (Autor)
·
Springer
· Tapa Dura
System Level Design from Hw/SW to Memory for Embedded Systems: 5th Ifip Tc 10 International Embedded Systems Symposium, Iess 2015, Foz Do Iguaçu, Braz (en Inglés) - Götz, Marcelo ; Schirner, Gunar ; Wehrmeister, Marco Aurélio
$ 1,403.09
$ 2,338.48
Ahorras: $ 935.39
Elige la lista en la que quieres agregar tu producto o crea una nueva lista
✓ Producto agregado correctamente a la lista de deseos.
Ir a Mis Listas
Origen: Estados Unidos
(Costos de importación incluídos en el precio)
Se enviará desde nuestra bodega entre el
Miércoles 17 de Julio y el
Jueves 25 de Julio.
Lo recibirás en cualquier lugar de México entre 1 y 3 días hábiles luego del envío.
Reseña del libro "System Level Design from Hw/SW to Memory for Embedded Systems: 5th Ifip Tc 10 International Embedded Systems Symposium, Iess 2015, Foz Do Iguaçu, Braz (en Inglés)"
This book constitutes the refereed proceedings of the 5th IFIP TC 10 International Embedded Systems Symposium, IESS 2015, held in Foz do Iguaçu, Brazil, in November 2015. The 18 full revised papers presented were carefully reviewed and selected from 25 submissions. The papers present a broad discussion on the design, analysis and verification of embedded and cyber-physical systems including design methodologies, verification, performance analysis, and real-time systems design. They are organized in the following topical sections: cyber-physical systems, system-level design; multi/many-core system design; memory system design; and embedded HW/SW design and applications.